

DESCRIPTION

The JW[®]5060T is a monolithic buck switching regulator based on I2 architecture for fast transient response. Operating with an input range of 4V~24V, JW5060T delivers 3A of continuous output current with two integrated N-Channel MOSFETs. The internal synchronous power switches provide high efficiency without the use of an external Schottky diode. When PFM mode is selected, the regulator operates in low frequency at light load to maintain high efficiency. (PFM mode is the default operation mode in TSOT23-6 package and can be selected by MODE pin in TSOT23-8 package.)

JW5060T guarantees robustness with output short protection, thermal protection, current run-away protection, input under voltage lockout. JW5060T is available in TSOT23-6 and TSOT23-8 packages, which provide a compact solution with minimal external components.

Company's Logo is Protected, "JW" and "JOULWATT" are Registered Trademarks of JoulWatt technology Inc.



FEATURES

- 4V to 24V operating input range
- 3A output current
- Up to 95% efficiency
- High efficiency (>85%) at light load (In PFM mode)
- 800kHz switching frequency
- Selectable PFM and FCCM mode (Only available in TSOT23-8 package)
- Internal soft-start
- Input under voltage lockout
- Output short protection
- Thermal protection
- Available in TSOT23-6 and TSOT23-8 packages

APPLICATIONS

- Distributed Power Systems
- Networking Systems
- FPGA, DSP, ASIC Power Supplies
- Green Electronics/ Appliances
- Notebook Computers


TYPICAL APPLICATION




ORDER INFORMATION

DEVICE ¹⁾	PACKAGE	TOP MARKING ²⁾
JW5060TTSOTB#TRPBF	TSOT23-6	JW6B□ YW□□□
JW5060TTSOTC#TRPBF	TSOT23-8	JW6A□ YW□□□

Notes:



PIN CONFIGURATION



ABSOLUTE MAXIMUM RATING¹⁾

VIN, EN, PG, MODE Pin	-0.3V to 25V
SW Pin	-0.3V(-6V for 10ns) to 25V (26V for 10ns)
BST Pin	SW-0.3V to SW+5V
All other Pins	-0.3V to 6V
Junction Temp. ²⁾	150°C
Lead Temperature	260°C
ESD Susceptibility (Human Body Model)	2kV

RECOMMENDED OPERATING CONDITIONS

Input Voltage V_{IN} 4V to 24V
Output Voltage V_{out} 0.765V to $V_{IN}-3V$

THERMAL PERFORMANCE³⁾

	θ_{JA}	θ_{JC}
TSOT23-6.....	110	55°C/W
TSOT23-8.....	110	55°C/W

Note:

- 1) Exceeding these ratings may damage the device. These stress ratings do not imply function operation of the device at any other conditions beyond those indicated under RECOMMENDED OPERATING CONDITIONS.
- 2) The JW5060T includes thermal protection that is intended to protect the device in overload conditions. Continuous operation over the specified absolute maximum operating junction temperature may damage the device.
- 3) Measured on JESD51-7, 4-layer PCB.

JoulWatt Confidential

ELECTRICAL CHARACTERISTICS

$V_{IN}=12V, T_A=25^{\circ}C$, Unless otherwise stated.						
Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
V_{IN} Under Voltage Lock-out Threshold	V_{IN_H}	V_{IN} rising			3.8	V
V_{IN} Under Voltage Lock-out Threshold	V_{IN_L}	V_{IN} falling	3			V
V_{IN} Under voltage Lockout Hysteresis ⁴⁾	$V_{IN_MIN_HYST}$			200		mV
Shutdown Supply Current	I_{SD}	$V_{EN}=0V, V_{IN}=24V$			1	μA
Supply Current	I_Q	$V_{EN}=5V, V_{FB}=1.2V$		260	385	μA
Feedback Voltage	V_{FB}	$4V < V_{IN} < 24V$	750	765	780	mV
Top Switch Resistance ⁴⁾	$R_{DS(ON)T}$			70		m Ω
Bottom Switch Resistance ⁴⁾	$R_{DS(ON)B}$			38		m Ω
Top Switch Leakage Current	I_{LEAK_TOP}	$V_{IN}=24V, V_{EN}=0V, V_{SW}=0V$			1	μA
Bottom Switch Leakage Current	I_{LEAK_BOT}	$V_{IN}=24V, V_{EN}=0V, V_{SW}=24V$			1	μA
Peak Current Limit ⁴⁾	I_{LIM_PK}		5	6	7	A
Valley Current Limit ⁴⁾	I_{LIM_V}		2.56	3.2	3.84	A
Switching frequency ⁴⁾	f_{sw}		640	800	960	kHz
Minimum On Time ⁴⁾	T_{ON_MIN}			120		ns
Minimum Off Time ⁴⁾	T_{OFF_MIN}	$V_{FB}=0.4V$		100		ns
EN Rising threshold	V_{EN_H}	V_{EN} rising			2.2	V
EN Falling threshold	V_{EN_L}	V_{EN} falling	1.7			V
EN Hysteresis ⁴⁾	V_{EN_HYS}	V_{EN} hysteresis		150		mV
Soft-Start Time ⁴⁾	t_{SS}			1.6		ms
Power good lower threshold	PGD_LTH	FB falling		88%		Vref
Power good upper threshold	PGD_UTH	FB rising		112%		Vref
Power good delay ⁴⁾	PGD_DLY	PG from low to high		422		μs
Thermal Shutdown ⁴⁾	T_{TSD}			150		$^{\circ}C$
Thermal Shutdown hysteresis ⁴⁾	T_{TSD_HYST}			45		$^{\circ}C$


Note:

4) Guaranteed by design.

PIN DESCRIPTION

Pin		Name	Description
TSOT23-6	TSOT23-8		
1	1	GND	Ground pin.
2	2	SW	SW is the switching node that supplies power to the output. Connect the output LC filter from SW to the output load.
3	3	VIN	Input voltage pin. VIN supplies power to the IC. Connect a 4V to 24V supply to VIN and bypass VIN to GND with a suitably large capacitor to eliminate noise on the input to the IC.
4	6	FB	Output feedback pin. FB senses the output voltage and is regulated by the control loop to 0.765V. Connect a resistive divider at FB.
5	7	EN	Drive EN pin high to turn on the regulator and low to turn off the regulator.
6	8	BST	Connect a 0.1uF capacitor between BST and SW pin to supply current for the top switch driver.
	4	PG	Power good monitor output. This is an open-drain output so a 30kΩ to 100kΩ resistor should be connected at this pin to the Vout.
	5	MODE	Pull MODE pin low to GND or floating to achieve FCC operation. Pull MODE up to VIN to achieve PFM operation. (PFM operation is the default operation mode in TOST23-6 package)

BLOCK DIAGRAM




TYPICAL PERFORMANCE CHARACTERISTICS(PFM Mode)

Vin =12V, Vout = 3.3V, L = 2.2μH, Cout = 44μF, TA = +25°C, unless otherwise noted


Steady State Test

VIN=12V, Vout=3.3V
Iout=3A




Startup through Enable

VIN=12V, Vout=3.3V
Iout=3A(Resistive load)




Shutdown through Enable

VIN=12V, Vout=3.3V
Iout=3A (Resistive load)




Heavy Load Operation

3A LOAD




Medium Load Operation

0.3A LOAD




Light Load Operation

0 A LOAD




Short Circuit Protection

VIN=12V, Vout=3.3V
Iout=3A- Short




Short Circuit Recovery

VIN=12V, Vout=3.3V
Iout= Short-3A



Load Transient

C4=100pF,R4=1k
0.3A LOAD → 3A LOAD → 0.3A LOAD



TYPICAL PERFORMANCE CHARACTERISTICS (PFM Mode)

Vin =12V, Vout = 3.3V, L = 2.2μH, Cout = 44μF, TA = +25°C, unless otherwise noted




Figure 1. Efficiency vs Load Current
(Vout=3.3V, L=2.2uH)




Figure 2. Efficiency vs Load Current
(Vout=5V, L=3.3uH)




Figure 3. Frequency vs Load Current
(Vout=3.3V, L=2.2uH)





Figure 4. Frequency vs Load Current
(Vin=12V)

TYPICAL PERFORMANCE CHARACTERISTICS (FCC Mode)

Vin =12V, Vout = 3.3V, L = 2.2μH, Cout = 44μF, TA = +25°C, unless otherwise noted


Steady State Test

VIN=12V, Vout=3.3V
Iout=3A




Startup through Enable

VIN=12V, Vout=3.3V
Iout=3A(Resistive load)




Shutdown through Enable

VIN=12V, Vout=3.3V
Iout=3A (Resistive load)




Heavy Load Operation

3A LOAD




Medium Load Operation

0.3A LOAD




Light Load Operation

0 A LOAD




Short Circuit Protection

VIN=12V, Vout=3.3V
Iout=3A- Short




Short Circuit Recovery

VIN=12V, Vout=3.3V
Iout= Short-3A



Load Transient

1.5A LOAD → 3A LOAD → 1.5A LOAD



TYPICAL PERFORMANCE CHARACTERISTICS (FCC Mode)

Vin =12V, Vout = 3.3V, L = 2.2μH, Cout = 44μF, TA = +25°C, unless otherwise noted




Figure 1. Efficiency vs Load Current
(Vout=3.3V, L=2.2uH)




Figure 2. Efficiency vs Load Current
(Vout=5V, L=3.3uH)




Figure 3. Frequency vs Load Current
(Vout=3.3V, L=2.2uH)




Figure 4. Frequency vs Load Current
(Vin=12V)

FUNCTIONAL DESCRIPTION

JW5060T is a synchronous step-down regulator based on I2 control architecture. It regulates input voltages from 4V to 24V down to an output voltage as low as 0.765V, and is capable of supplying up to 3A of load current.

Shut-Down Mode

JW5060T shuts down when voltage at EN pin is driven below 0.3V. The entire regulator is off and the supply current consumed by JW5060T drops below 1 μ A.

Power Switch

N-Channel MOSFET switches are integrated on the JW5060T to down convert the input voltage to the regulated output voltage. Since the top MOSFET needs a gate voltage greater than the input voltage, a boost capacitor connected between BST and SW pins is required to drive the gate of the top switch. The boost capacitor is charged by the internal 3.7V rail when SW is low.

Vin Under-Voltage Protection

A resistive divider can be connected between Vin and ground, with the central tap connected to EN, so that when Vin drops to the pre-set value, EN drops below 1.7V to trigger input under voltage lockout protection.

Thermal Protection

When the temperature of the JW5060T rises above 150°C, it is forced into thermal shut-down. Only when core temperature drops below 105°C can the regulator becomes active again.

Output Current Run-Away Protection

At start-up, due to the high voltage at input and low voltage at output, current inertia of the output inductor can be easily built up, resulting in a large start-up output current.

A valley current limit is designed in JW5060T so that only when output current drops below the valley current limit can the top power switch be turned on. By such control mechanism, the output current at start-up is well controlled.

Output Short Protection

When the output is shorted to ground, the regulator is allowed to switch for 1024 cycles. If the short condition is cleared within this period, then the regulator resumes normal operation. If the short condition is still present after 1024 switching cycles, then no switching is allowed and the regulator enters hiccup mode for 2048 cycles. After the 2048 hiccup cycles, the regulator will try to start-up again. If the short condition still exists after 1024 cycles of switching, the regulator enters hiccup mode. This process of start-up and hiccup iterate itself until the short condition is removed.

Power Good

The JW5060T has power-good (PG) output. The PG pin is the open drain of a MOSFET. Connect to a voltage source (such as Vout) through a resistor. When the output voltage becomes within $\pm 12\%$ of the target value, internal comparators detect power good state and the power good signal becomes high. If the feedback voltage goes under or higher 12% of the target value, the power good signal becomes low.

APPLICATION INFORMATION

Output Voltage Set

The output voltage is determined by the resistor divider connected at the FB pin, and the voltage ratio is:

$$V_{FB} = V_{OUT} \cdot \frac{R_2}{R_2 + R_3}$$


where V_{FB} is the feedback voltage and V_{OUT} is the output voltage.

Choose R_2 around 16kΩ, and then R_3 can be calculated by:

$$R_3 = R_2 \cdot \left(\frac{V_{OUT}}{0.765} - 1 \right)$$

Too large resistance and the following table lists the recommended values.

V _{OUT} (V)	R ₂ (kΩ)	R ₃ (kΩ)
1	13.3	4.02
1.2	28	16
1.5	16	15.4
2.5	20.5	46.4
3.3	16	53.1
5	16	88.7



Input Capacitor

The input capacitor is used to supply the AC input current to the step-down converter and maintaining the DC input voltage. The ripple current through the input capacitor can be calculated by:

$$I_{C1} = I_{LOAD} \cdot \sqrt{\frac{V_{OUT}}{V_{IN}} \cdot \left(1 - \frac{V_{OUT}}{V_{IN}} \right)}$$

where I_{LOAD} is the load current, V_{OUT} is the output voltage, V_{IN} is the input voltage.

Thus the input capacitor can be calculated by the following equation when the input ripple voltage is determined.

$$C_1 = \frac{I_{LOAD}}{f_s \cdot \Delta V_{IN}} \cdot \frac{V_{OUT}}{V_{IN}} \cdot \left(1 - \frac{V_{OUT}}{V_{IN}} \right)$$

where C_1 is the input capacitance value, f_s is the switching frequency, ΔV_{IN} is the input ripple voltage.

The input capacitor can be electrolytic, tantalum or ceramic. To minimizing the potential noise, a small X5R or X7R ceramic capacitor, i.e. 0.1uF, should be placed as close to the IC as possible when using electrolytic capacitors.

A 22uF/50V~2*22uF/50V ceramic capacitor is recommended in typical application.

Output Capacitor

The output capacitor is required to maintain the DC output voltage, and the capacitance value determines the output ripple voltage. The output voltage ripple can be calculated by:

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_s \cdot L} \cdot \left(1 - \frac{V_{OUT}}{V_{IN}} \right) \cdot \left(R_{ESR} + \frac{1}{8 \cdot f_s \cdot C_2} \right)$$

where C_2 is the output capacitance value and R_{ESR} is the equivalent series resistance value of the output capacitor.

The output capacitor can be low ESR electrolytic, tantalum or ceramic, which lower ESR capacitors get lower output ripple voltage. The output capacitors also affect the system stability and transient response, and a 22uF~66uF ceramic capacitor is recommended in typical application.

Inductor

The inductor is used to supply constant current to the output load, and the value determines the ripple current which affect the efficiency and the output voltage ripple. The ripple current is typically allowed to be 40% of the maximum switch current limit, thus the inductance value can be calculated by:

$$L = \frac{V_{OUT}}{f_S \cdot \Delta I_L} \cdot \left(1 - \frac{V_{OUT}}{V_{IN}} \right)$$


where V_{IN} is the input voltage, V_{OUT} is the output voltage, f_s is the switching frequency, and ΔI_L is the peak-to-peak inductor ripple current.

External Bootstrap Capacitor

A bootstrap capacitor is required to supply voltage to the top switch driver. A 0.1uF low ESR ceramic capacitor is recommended to be connected to the BST pin and SW pin.


Feedforward Capacitor

In order to minimize the ripple of output voltage at light load, a feedforward capacitor in series with a resistor should be in parallel to the upper divider resistor. Choose R_4 around 1kΩ and C_4 around 100pF.



Start up through EN

If JW5060T start up through EN, a 10nF or larger capacitor is suggested to be connected between EN pin and GND to eliminate noise.



PCB Layout Note

For minimum noise problem and best operating performance, the PCB is preferred to following the guidelines as reference.

1. Place the input decoupling capacitor as close to JW5060T (V_{IN} pin and PGND) as possible to eliminate noise at the input pin. The loop area formed by input capacitor and GND must be minimized.
2. Put the feedback trace as far away from the inductor and noisy power traces as possible.
3. The ground plane on the PCB should be as large as possible for better heat dissipation.

TSOT23-6:




Figure 1. JW5060T_TSOT23-6 PCB Layout Recommendation

TSOT23-8:





Figure 2. JW5060T_TSOT23-8 PCB Layout Recommendation

External Components Suggestion:

V _{OUT} (V)	R ₂ (kΩ)	R ₃ (kΩ)	R ₄ (kΩ)	C ₄ (pF)	L(μH)	C _{out} (μF)
1	13.3	4.02	1	100	2.2	54~66
1.2	28	16	1	100	2.2	54~66
1.5	16	15.4	1	100	2.2	54~66
2.5	20.5	46.4	1	100	2.2	22~66
3.3	16	53.1	1	100	2.2	22~66
5	16	88.7	1	100	3.3	22~66



REFERENCE DESIGN


Reference 1:

Vin : 4V~24V


Vout: 3.3V

Iout : 0~3A

TSOT23-6:



TSOT23-8:




Start up Through EN

Vin : 4V~24V


Vout: 3.3V

Iout : 0~3A

TSOT23-6:






TSOT23-8:




PACKAGE OUTLINE

TSOT23-6

UNIT: mm






SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	—	—	1.10
A1	0	—	0.15
A2	0.55	—	1.00
b	0.30	0.40	0.50
e	0.08	0.15	0.30
D	2.70	2.90	3.10
E	2.60	2.80	3.00
E1	1.50	1.60	1.70
e	0.95 (BSC)		
L	0.30	0.45	0.60
θ	0°	—	10°




RECOMMENDED LAND PATTERN

TSOT23-8

UNIT: mm



SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	—	—	1.10
A1	0	—	0.15
A2	0.55	0.65	1.00
b	0.20	0.40	0.50
c	0.08	0.15	0.30
D	2.70	2.90	3.10
E	2.60	2.80	3.00
E1	1.50	1.60	1.70
e	0.65 (BSC)		
L	0.30	0.45	0.60
θ	0°	—	10°



RECOMMENDED LAND PATTERN

IMPORTANT NOTICE

- Joulwatt Technology Inc. reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein.
- Any unauthorized redistribution or copy of this document for any purpose is strictly forbidden.
- Joulwatt Technology Inc. does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.

JoulWatt Confidential

Copyright © 2018 JW5060T Incorporated.

All rights are reserved by Joulwatt Technology Inc.